Category
Software & Data
Job Type
Full-time
Experience
Mid-Level
Job Description
December 25, 2025
Focus areas include but are not limited to: RTL synthesis, STA, timing closure, constraints, sign-off.
Prospective team members require strong Verilog/SystemVerilog; STA expertise; SDC; synthesis/STA tools; processor/SoC experience preferred.
Master's degree (or equivalent) and 2+ years of hands-on experience in a relevant role.
Relocation required. Currently 4 days on-site, 1 day remote. Policy may change.
DROP US YOUR LINKEDIN PROFILE OR CV
Other Openings
Company Info
U
Ubitium
Builds a universal RISC-V processor that replaces separate CPU, DSP, GPU and FPGA chips with a singl...
Industries
AI & Defence SoftwareSensors & EW
Founded2024
Company Size11-50
HeadquartersDusseldorf, Germany
WebsiteVisit Website →
More roles at Ubitium
Senior Software Engineer (Processor Software Stack)
RülzheimSoftware & DataSeptember 27, 2026Senior
Compiler Engineer (P&R Heuristics)
RülzheimSoftware & DataSeptember 9, 2026Mid-Level
Processor Design Engineer
RülzheimHardware & SystemsSeptember 9, 2026Mid-Level
Verification Engineer
RülzheimSoftware & DataApril 2, 2026Mid-Level
Similar roles
More software & data roles across Europe
EO Security Applications Engineer
European Space Agency (ESA)
Frascati, ITSoftware & DataOctober 22, 2026Mid-Level
Delft
Vilnius